













From: 0 sec To: 400 ps

SST

reg_file_inst

ram

read_data5

read_data4

read_data3

read_data2

read_data1

rd_2

rd_1

rs5

rs4

rs3

rs2

rs1

write_data_2

write_data_1

inst_data_mem

rd2_addr

rd1_addr

rs5_addr

rs4_addr

rs3_addr

rs2_addr

rs1_addr

gemm_output


Signals

Time

```
clk_in=0
rst_in=0
inst_addr[31:0]=12
pc_en=1
bne=0
pcsrc=0
terminate=1
instruction[31:0]=00100013
rs1[4:0]=0
read_data1[31:0]=0
rs2[4:0]=1
read_data2[31:0]=0
rs3[4:0]=0
read_data3[31:0]=0
rs4[4:0]=0
read_data4[31:0]=0
rs5[4:0]=0
read_data5[31:0]=0
alusrcb=1
alu_result[31:0]=1
gemm_start_1=0
gemm_start_2=0
regwrite=1
memwrite=0
dmem_we=0
memread=0
gemm_ready=1
state=idle
reset=0
i=0
j=0
k=0
a_addr[4:0]=00
regf_a[31:0]=0
b_addr[4:0]=00
regf_b[31:0]=0
c_addr[4:0]=00
regf_c[31:0]=0
mul_res[63:0]=0
acc_res[31:0]=0
```

Waves

0 100 ps 200 ps 300 ps 400 ps



Signals

Q

Append

Insert

Replace

